"Design of a phase alignment circuit for lock in amplifiers in ..."

M. Yerena-Mora et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ICECS46596.2019.8965035

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/Yerena-MoraCSCM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/Yerena-MoraCSCM19
M. Yerena-Mora, Oscar J. Cinco-Izquierdo, María Teresa Sanz-Pascual, Belén Calvo López, A. Márquez:
Design of a phase alignment circuit for lock in amplifiers in 1.8V-0.18μm CMOS technology. ICECS 2019: 695-698

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.