"Fully integrated CMOS phase-locked loop with 30 MHz to 2 GHz locking range ..."

Chao Xu et al. (2001)

> Home

Details and statistics

DOI: 10.1109/ICECS.2001.957665

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/XuSLS01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/XuSLS01
Chao Xu, Winslow Sargeant, Kenneth R. Laker, Jan Van der Spiegel:
Fully integrated CMOS phase-locked loop with 30 MHz to 2 GHz locking range and 35 ps jitter. ICECS 2001: 55-58

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.