"A Novel Half-Rate Dual-Response Phase Detector Implementation for a ..."

Bortecene Terlemez, Burak Dundar (2018)

> Home

Details and statistics

DOI: 10.1109/ICECS.2018.8618026

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/TerlemezD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/TerlemezD18
Bortecene Terlemez, Burak Dundar:
A Novel Half-Rate Dual-Response Phase Detector Implementation for a 25-28.3 Gb/s Clock and Data Recovery Circuit. ICECS 2018: 45-48

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.