"A cells and I/O pins partitioning refinement algorithm for 3D VLSI circuits."

Sandro Sawicki et al. (2009)

Details and statistics

DOI: 10.1109/ICECS.2009.5410761

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics