"VHDL-AMS modeling of a multi-standard phase locked loop."

Benjamin Nicolle et al. (2005)

Details and statistics

DOI: 10.1109/ICECS.2005.4633374

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics