"1.5 V CMOS bootstrapped dynamic logic circuit techniques (BDLCT) suitable ..."

J. H. Lou, James B. Kuo (1998)

> Home

Details and statistics

DOI: 10.1109/ICECS.1998.813960

access: closed

type: Conference or Workshop Paper

metadata version: 2021-02-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/LouK98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/LouK98
J. H. Lou, James B. Kuo:
1.5 V CMOS bootstrapped dynamic logic circuit techniques (BDLCT) suitable for low-voltage deep-submicron CMOS VLSI for implementing 482 MHz digital quadrature modulator and adder. ICECS 1998: 171-174

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.