"A 2.0 GHz 4 Mb pseudo-SRAM with on-chip BIST for refresh in 0.18u CMOS ..."

Mehdi Bathaee et al. (2002)

> Home

Details and statistics

DOI: 10.1109/ICECS.2002.1046306

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/BathaeeMGA02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/BathaeeMGA02
Mehdi Bathaee, Zed Mostoufi, Hamid Ghezelayagh, Anahita Afkham:
A 2.0 GHz 4 Mb pseudo-SRAM with on-chip BIST for refresh in 0.18u CMOS technology with LVDS output data bus drivers. ICECS 2002: 839-841

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.