"Automatic circuit generation for sequential logic debug."

Helder H. Avelar, Paulo F. Butzen, Renato P. Ribas (2015)

Details and statistics

DOI: 10.1109/ICECS.2015.7440269

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

a service of  Schloss Dagstuhl - Leibniz Center for Informatics