Stop the war!
Остановите войну!
for scientists:
default search action
"Synthesis of Delay Verifiable Sequential Circuits using Partial Enhanced Scan."
Ramesh C. Tekumalla, Premachandran R. Menon (1997)
- Ramesh C. Tekumalla, Premachandran R. Menon:
Synthesis of Delay Verifiable Sequential Circuits using Partial Enhanced Scan. ICCD 1997: 648-653
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.