Stop the war!
Остановите войну!
for scientists:
default search action
"CMOS Gate Delay Models for General RLC Loading."
Ravishankar Arunachalam, Florentin Dartu, Lawrence T. Pileggi (1997)
- Ravishankar Arunachalam, Florentin Dartu, Lawrence T. Pileggi:
CMOS Gate Delay Models for General RLC Loading. ICCD 1997: 224-229
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.