"Re-architecting the on-chip memory sub-system of machine-learning ..."

Ying Wang, Huawei Li, Xiaowei Li (2016)

> Home

Details and statistics

DOI: 10.1145/2966986.2967068

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iccad/WangLL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/WangLL16
Ying Wang, Huawei Li, Xiaowei Li:
Re-architecting the on-chip memory sub-system of machine-learning accelerator for embedded devices. ICCAD 2016: 13

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.