"Formulation of static circuit optimization with reduced size, degeneracy ..."

Chandramouli Visweswariah, Andrew R. Conn (1999)

> Home

Details and statistics

DOI: 10.1109/ICCAD.1999.810656

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/VisweswariahC99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/VisweswariahC99
Chandramouli Visweswariah, Andrew R. Conn:
Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation. ICCAD 1999: 244-252

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.