default search action
"Optimal 2-D cell layout with integrated transistor folding."
Avaneendra Gupta, John P. Hayes (1998)
- Avaneendra Gupta, John P. Hayes:
Optimal 2-D cell layout with integrated transistor folding. ICCAD 1998: 128-135
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.