"Shaping a VLSI wire to minimize delay using transmission line model."

Youxin Gao, D. F. Wong (1998)

> Home

Details and statistics

DOI: 10.1145/288548.289096

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/GaoW98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/GaoW98
Youxin Gao, D. F. Wong:
Shaping a VLSI wire to minimize delay using transmission line model. ICCAD 1998: 611-616

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.