"Low Power Cache Algorithm and Architecture Design for Fast Motion ..."

Chuan-Yuan Tsai et al. (2007)

> Home

Details and statistics

DOI: 10.1109/ICASSP.2007.366181

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/TsaiCCCC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/TsaiCCCC07
Chuan-Yuan Tsai, Chen-Han Chung, Yu-Han Chen, Tung-Chien Chen, Liang-Gee Chen:
Low Power Cache Algorithm and Architecture Design for Fast Motion Estimation in H.264/AVC Encoder System. ICASSP (2) 2007: 97-100

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.