"Accelerating Linear Algebra Kernels on a Massively Parallel Reconfigurable ..."

A. Soorishetty et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ICASSP40776.2020.9054126

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/SoorishettyZPBK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/SoorishettyZPBK20
A. Soorishetty, Jian Zhou, Subhankar Pal, David T. Blaauw, H. Kim, Trevor N. Mudge, Ronald G. Dreslinski, Chaitali Chakrabarti:
Accelerating Linear Algebra Kernels on a Massively Parallel Reconfigurable Architecture. ICASSP 2020: 1558-1562

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.