"A hierarchical approach to transistor-level power estimation of arithmetic ..."

Janardhan H. Satyanarayana, Keshab K. Parhi (1996)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1996.550592

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  authority control:
- export record
  dblp key:
  - conf/icassp/SatyanarayanaP96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/SatyanarayanaP96
Janardhan H. Satyanarayana, Keshab K. Parhi:
A hierarchical approach to transistor-level power estimation of arithmetic units. ICASSP 1996: 3338-3341

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.