"A parallel architecture for the ICA algorithm: DSP plane of a 3-D ..."

Vijay K. Jain et al. (2005)

> Home

Details and statistics

DOI: 10.1109/ICASSP.2005.1416244

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/JainBCDN05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/JainBCDN05
Vijay K. Jain, Sanjukta Bhanja, Glenn H. Chapman, Lavanya Doddannagari, Nguyen Nguyen:
A parallel architecture for the ICA algorithm: DSP plane of a 3-D heterogeneous sensor. ICASSP (5) 2005: 77-80

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.