"A second generation Silicon compiler for bit-serial signal processing ..."

Y. S. Cheung, S. C. Leung (1987)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1987.1169890

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/CheungL87
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/CheungL87
Y. S. Cheung, S. C. Leung:
A second generation Silicon compiler for bit-serial signal processing architecture. ICASSP 1987: 487-490

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.