"Power And Delay Efficient Exact Adder For Approximate Multiplier."

V. V. Kavipranesh et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ICACCI.2018.8554552

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icacci/KavipraneshJAHP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icacci/KavipraneshJAHP18
V. V. Kavipranesh, J. Janarthanan, T. Naga Amruth, T. M. Harisuriya, E. Prabhu:
Power And Delay Efficient Exact Adder For Approximate Multiplier. ICACCI 2018: 1896-1899

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.