"Reconfigurable digital sequential system on chip design with its analysis ..."

Navneet Agrawal, Mayuri Jain (2013)

> Home

Details and statistics

DOI: 10.1109/ICACCI.2013.6637373

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icacci/AgrawalJ13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icacci/AgrawalJ13
Navneet Agrawal, Mayuri Jain:
Reconfigurable digital sequential system on chip design with its analysis of various parameters & power reduction using dynamic partial reconfiguration. ICACCI 2013: 1346-1351

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.