Stop the war!
Остановите войну!
for scientists:
default search action
"Power-Efficient Secured Hardware Design of AES Algorithm on High ..."
Keshav Kumar et al. (2022)
- Keshav Kumar, Vijay Singh, Gaurav Mishra, Bellam Ravindra Babu, Nandita Tripathi, Pramod Kumar:
Power-Efficient Secured Hardware Design of AES Algorithm on High Performance FPGA. IC3I 2022: 1634-1637
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.