"An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator ..."

Weichuang Zhang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/HPCA57654.2024.00017

access: closed

type: Conference or Workshop Paper

metadata version: 2024-04-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpca/ZhangZSCCG24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpca/ZhangZSCCG24
Weichuang Zhang, Jieru Zhao, Guan Shen, Quan Chen, Chen Chen, Minyi Guo:
An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation. HPCA 2024: 75-90

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.