"Asymmetric Resilience: Exploiting Task-Level Idempotency for Transient ..."

Jingwen Leng et al. (2020)

> Home

Details and statistics

DOI: 10.1109/HPCA47549.2020.00014

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpca/LengBBB0GR20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpca/LengBBB0GR20
Jingwen Leng, Alper Buyuktosunoglu, Ramon Bertran, Pradip Bose, Quan Chen, Minyi Guo, Vijay Janapa Reddi:
Asymmetric Resilience: Exploiting Task-Level Idempotency for Transient Error Recovery in Accelerator-Based Systems. HPCA 2020: 44-57

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.