"Low-power cache organization through selective tag translation for ..."

Xiangrong Zhou, Peter Petrov (2006)

> Home

Details and statistics

DOI: 10.1145/1127908.1127999

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ZhouP06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ZhouP06
Xiangrong Zhou, Peter Petrov:
Low-power cache organization through selective tag translation for embedded processors with virtual memory support. ACM Great Lakes Symposium on VLSI 2006: 398-403

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.