"Test generation using SAT-based bounded model checking for validation of ..."

Heon-Mo Koo, Prabhat Mishra (2006)

> Home

Details and statistics

DOI: 10.1145/1127908.1127991

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/KooM06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/KooM06
Heon-Mo Koo, Prabhat Mishra:
Test generation using SAT-based bounded model checking for validation of pipelined processors. ACM Great Lakes Symposium on VLSI 2006: 362-365

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.