Stop the war!
Остановите войну!
for scientists:
default search action
"Instruction cache leakage reduction by changing register operands and ..."
Maziar Goudarzi, Tohru Ishihara (2008)
- Maziar Goudarzi, Tohru Ishihara:
Instruction cache leakage reduction by changing register operands and using asymmetric sram cells. ACM Great Lakes Symposium on VLSI 2008: 383-386
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.