"A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density ..."

Yanni Chen, Dale E. Hocevar (2003)

> Home

Details and statistics

DOI: 10.1109/GLOCOM.2003.1258213

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/globecom/ChenH03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/globecom/ChenH03
Yanni Chen, Dale E. Hocevar:
A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoder. GLOBECOM 2003: 113-117

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.