"A 200MHZ 202.4GFLOPS@10.8W VGG16 accelerator in Xilinx VX690T."

Chunsheng Mei et al. (2017)

> Home

Details and statistics

DOI: 10.1109/GLOBALSIP.2017.8309067

access: closed

type: Conference or Workshop Paper

metadata version: 2021-09-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/globalsip/MeiLNJZW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/globalsip/MeiLNJZW17
Chunsheng Mei, Zhenyu Liu, Yue Niu, Xiangyang Ji, Wei Zhou, Dongsheng Wang:
A 200MHZ 202.4GFLOPS@10.8W VGG16 accelerator in Xilinx VX690T. GlobalSIP 2017: 784-788

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.