"Reconfigurable Hardware Architecture Design and Implementation for AI Deep ..."

Chung-Bin Wu, Ching-Shun Wang, Yu-Kuan Hsiao (2020)

> Home

Details and statistics

DOI: 10.1109/GCCE50665.2020.9291854

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/gcce/WuWH20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gcce/WuWH20
Chung-Bin Wu, Ching-Shun Wang, Yu-Kuan Hsiao:
Reconfigurable Hardware Architecture Design and Implementation for AI Deep Learning Accelerator. GCCE 2020: 154-155

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.