"Design and Implementation of an FPGA Architecture for High-Speed Network ..."

Sailesh Pati et al. (2007)

> Home

Details and statistics

DOI: 10.1109/FPT.2007.4439231

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/PatiNMCZ07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/PatiNMCZ07
Sailesh Pati, Ramanathan Narayanan, Gokhan Memik, Alok N. Choudhary, Joseph Zambreno:
Design and Implementation of an FPGA Architecture for High-Speed Network Feature Extraction. FPT 2007: 49-56

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.