"An efficient FPGA-based implementation of Pollard's (ρ - 1) ..."

Dimitrios Meintanis, Ioannis Papaefstathiou (2007)

> Home

Details and statistics

DOI: 10.1109/FPT.2007.4439287

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/MeintanisP07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/MeintanisP07
Dimitrios Meintanis, Ioannis Papaefstathiou:
An efficient FPGA-based implementation of Pollard's (ρ - 1) factorization algorithm. FPT 2007: 365-368

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.