Stop the war!
Остановите войну!
for scientists:
default search action
"HiPR: High-level Partial Reconfiguration for Fast Incremental FPGA ..."
Yuanlong Xiao et al. (2022)
- Yuanlong Xiao, Aditya Hota, Dongjoon Park, André DeHon:
HiPR: High-level Partial Reconfiguration for Fast Incremental FPGA Compilation. FPL 2022: 70-78
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.