"Pipelined Floating Point Arithmetic Optimized for FPGA Architectures."

Iakovos Stamoulis, Martin White, Paul F. Lister (1999)

> Home

Details and statistics

DOI: 10.1007/978-3-540-48302-1_39

access: closed

type: Conference or Workshop Paper

metadata version: 2021-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/StamoulisWL99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/StamoulisWL99
Iakovos Stamoulis, Martin White, Paul F. Lister:
Pipelined Floating Point Arithmetic Optimized for FPGA Architectures. FPL 1999: 365-370

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.