Stop the war!
Остановите войну!
for scientists:
default search action
"Estimating circuit delays in FPGAs after technology mapping."
Berg Severens et al. (2015)
- Berg Severens, Elias Vansteenkiste, Karel Heyse, Dirk Stroobandt:
Estimating circuit delays in FPGAs after technology mapping. FPL 2015: 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.