"Hardware Mapping of a Parallel Algorithm for Matrix-Vector Multiplication ..."

Carmen N. Ojeda-Guerra et al. (1998)

> Home

Details and statistics

DOI: 10.1007/BFB0055268

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/Ojeda-GuerraEEMS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/Ojeda-GuerraEEMS98
Carmen N. Ojeda-Guerra, Roberto Esper-Chaín, M. Estupiñán, Elsa M. Macías, Álvaro Suárez Sarmiento:
Hardware Mapping of a Parallel Algorithm for Matrix-Vector Multiplication Overlapping Communications and Computations. FPL 1998: 396-400

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.