"FPGA-Based Training Accelerator Utilizing Sparseness of Convolutional ..."

Hiroki Nakahara et al. (2019)

> Home

Details and statistics

DOI: 10.1109/FPL.2019.00036

access: closed

type: Conference or Workshop Paper

metadata version: 2019-11-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/NakaharaSSSJS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/NakaharaSSSJS19
Hiroki Nakahara, Youki Sada, Masayuki Shimoda, Kouki Sayama, Akira Jinguji, Shimpei Sato:
FPGA-Based Training Accelerator Utilizing Sparseness of Convolutional Neural Network. FPL 2019: 180-186

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.