"FPGA Implementation of a GF(24M) Multiplier for use in Pairing ..."

Maurice Keller, Tim Kerins, William P. Marnane (2005)

> Home

Details and statistics

DOI: 10.1109/FPL.2005.1515793

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/fpl/KellerKM05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/KellerKM05
Maurice Keller, Tim Kerins, William P. Marnane:
FPGA Implementation of a GF(2^4M) Multiplier for use in Pairing Based Cryptosystems. FPL 2005: 594-597

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.