"Efficient implementation of a single-precision floating-point arithmetic ..."

Wilson José et al. (2014)

> Home

Details and statistics

DOI: 10.1109/FPL.2014.6927391

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/JoseSNV14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/JoseSNV14
Wilson José, Ana Rita Silva, Horácio C. Neto, Mário P. Véstias:
Efficient implementation of a single-precision floating-point arithmetic unit on FPGA. FPL 2014: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.