"Run-time power gating in hybrid ARM-FPGA devices."

Mohammad Hosseinabady, José Luis Núñez-Yáñez (2014)

> Home

Details and statistics

DOI: 10.1109/FPL.2014.6927503

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/HosseinabadyN14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/HosseinabadyN14
Mohammad Hosseinabady, José Luis Núñez-Yáñez:
Run-time power gating in hybrid ARM-FPGA devices. FPL 2014: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.