"Variable-latency signed addition on FPGAs."

Alessandro Cilardo (2015)

Details and statistics

DOI: 10.1109/FPL.2015.7293957

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

a service of  Schloss Dagstuhl - Leibniz Center for Informatics