"Architecture and FPGA implementation of a 10.7 Gbit/s OTN Regenerator for ..."

Rodrigo Bernardo et al. (2012)

> Home

Details and statistics

DOI: 10.1109/FPL.2012.6339193

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/BernardoMMCSNNSBS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/BernardoMMCSNNSBS12
Rodrigo Bernardo, Luis R. Monte, Eduardo Mobilon, Valentino Corso, Arley H. Salvador, Carolina G. Neves, Cleber A. Nakandakare, Daniele R. da Silva, Luis P. F. de Barros, Ronaldo F. da Silva:
Architecture and FPGA implementation of a 10.7 Gbit/s OTN Regenerator for optical communication systems. FPL 2012: 277-283

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.