"Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded ..."

Yifan Yang et al. (2019)

> Home

Details and statistics

DOI: 10.1145/3289602.3293902

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/YangHWZ0GBLVWK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/YangHWZ0GBLVWK19
Yifan Yang, Qijing Huang, Bichen Wu, Tianjun Zhang, Liang Ma, Giulio Gambardella, Michaela Blott, Luciano Lavagno, Kees A. Vissers, John Wawrzynek, Kurt Keutzer:
Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs. FPGA 2019: 23-32

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.