"E4SA: An Ultra-Efficient Systolic Array Architecture for 4-Bit ..."

Geng Yang et al. (2024)

> Home

Details and statistics

DOI: 10.1145/3626202.3637585

access: closed

type: Conference or Workshop Paper

metadata version: 2025-02-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/Yang0FZZXL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/Yang0FZZXL24
Geng Yang, Jie Lei, Zhenman Fang, Jiaqing Zhang, Junrong Zhang, Weiying Xie, Yunsong Li:
E4SA: An Ultra-Efficient Systolic Array Architecture for 4-Bit Convolutional Neural Networks. FPGA 2024: 183

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.