"A pipelined architecture for partitioned DWT based lossy image compression ..."

Jörg Ritter, Paul Molitor (2001)

> Home

Details and statistics

DOI: 10.1145/360276.360350

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/RitterM01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/RitterM01
Jörg Ritter, Paul Molitor:
A pipelined architecture for partitioned DWT based lossy image compression using FPGA's. FPGA 2001: 201-206

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.