


default search action
"Timing yield improvement of FPGAs utilizing enhanced architectures and ..."
Fatemeh Sadat Pourhashemi, Morteza Saheb Zamani (2012)
- Fatemeh Sadat Pourhashemi, Morteza Saheb Zamani:
Timing yield improvement of FPGAs utilizing enhanced architectures and multiple configurations under process variation (abstract only). FPGA 2012: 265

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.