"A-Ports: an efficient abstraction for cycle-accurate performance models on ..."

Michael Pellauer et al. (2008)

> Home

Details and statistics

DOI: 10.1145/1344671.1344685

access: closed

type: Conference or Workshop Paper

metadata version: 2025-08-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/PellauerVAAE08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/PellauerVAAE08
Michael Pellauer, Muralidaran Vijayaraghavan, Michael Adler, Arvind, Joel S. Emer:
A-Ports: an efficient abstraction for cycle-accurate performance models on FPGAs. FPGA 2008: 87-96

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.