"Bit-level super-systolic array for FIR filter with a FPGA-based bit-serial ..."

Jae-Jin Lee, Gi-Yong Song (2004)

> Home

Details and statistics

DOI: 10.1145/968280.968328

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/LeeS04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/LeeS04
Jae-Jin Lee, Gi-Yong Song:
Bit-level super-systolic array for FIR filter with a FPGA-based bit-serial semi-systolic multiplier. FPGA 2004: 249

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.