"An automated and power-aware framework for utilization of IP cores in ..."

Alex K. Jones, Prithviraj Banerjee (2003)

> Home

Details and statistics

DOI: 10.1145/611817.611873

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/JonesB03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/JonesB03
Alex K. Jones, Prithviraj Banerjee:
An automated and power-aware framework for utilization of IP cores in hardware generated from C descriptions targeting FPGAs. FPGA 2003: 244

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.