"Balancing Interconnect and Computation in a Reconfiguable Computing Array ..."

André DeHon (1999)

> Home

Details and statistics

DOI: 10.1145/296399.296431

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/DeHon99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/DeHon99
André DeHon:
Balancing Interconnect and Computation in a Reconfiguable Computing Array (or, why you don't really want 100% LUT utilization). FPGA 1999: 69-78

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.